Username: Save?
Password:
Home Forum Links Search Login Register*
    News: Keep The TechnoWorldInc.com Community Clean: Read Guidelines Here.
Recent Updates
[April 12, 2025, 01:54:20 PM]

[April 12, 2025, 01:54:20 PM]

[April 12, 2025, 01:54:20 PM]

[April 12, 2025, 01:54:20 PM]

[March 12, 2025, 03:05:30 PM]

[March 12, 2025, 03:05:30 PM]

[March 12, 2025, 03:05:30 PM]

[March 12, 2025, 03:05:30 PM]

[January 03, 2025, 03:29:12 PM]

[January 03, 2025, 03:29:12 PM]

[January 03, 2025, 03:29:12 PM]

[January 03, 2025, 03:29:12 PM]

[November 08, 2024, 04:31:03 PM]
Subscriptions
Get Latest Tech Updates For Free!
Resources
   Travelikers
   Funistan
   PrettyGalz
   Techlap
   FreeThemes
   Videsta
   Glamistan
   BachatMela
   GlamGalz
   Techzug
   Vidsage
   Funzug
   WorldHostInc
   Funfani
   FilmyMama
   Uploaded.Tech
   Netens
   Funotic
   FreeJobsInc
   FilesPark
Participate in the fastest growing Technical Encyclopedia! This website is 100% Free. Please register or login using the login box above if you have already registered. You will need to be logged in to reply, make new topics and to access all the areas. Registration is free! Click Here To Register.
+ Techno World Inc - The Best Technical Encyclopedia Online! » Forum » THE TECHNO CLUB [ TECHNOWORLDINC.COM ] » Techno News
 AgOInc adds feasibility analysis to AnXploreranalog design optimization tool
Pages: [1]   Go Down
  Print  
Author Topic: AgOInc adds feasibility analysis to AnXploreranalog design optimization tool  (Read 712 times)
NeonDrum
Super Elite Member
******


Karma: 0
Offline Offline

Posts: 1403


View Profile WWW Email


January 10th 2011 - AgOInc, atechnology leader in analog and RF circuit optimization software, announces the immediate availability of AnXplorer 2010.12. The new release brings enhanced productivity to analog IC design teams through its new feasibility analysis capability which can rapidly identify a feasible region for circuit design variables.

The new feasibility analysis mode identifies regions of the design space where all circuit sizing rules are met. This rapidly eliminates those parts of the design space which result in unstable circuits. Since only DC operating point simulations are required the mode is computationally efficient and fast. By identifying a ’feasible design space‘, the following global optimization can run much more rapidly

HillolSarkar, CEO of AgOInc says, “AnXplorer 2010.12 supports three optimization phases: feasibility analysis, global optimisation using a single process, voltage & temperature (PVT) corner and centering over all PVT corners”. These modes can be either used in sequence or combined with manual tuning.

The feasibility analysis is enabled by enhanced sizing rule evaluation and reporting. A range of sub-circuits including: - transistors in saturation, transistors in triode region, current mirrors, differential pairs, level shifters, voltage references, current mirror loads and cascode current mirrors are automatically identified. This analysis ensures that all explicit and implicit device sizing rules are met.

The 2010.12 release also provides improved technology parameter support by enabling the definition of different devices corresponding to multiple voltage regimes.

AnXplorer can fit into commonly used design toolsets as it works with industry standard SPICE netlists and simulators. A designer can define an unsized circuit, with design variables, constraints and objectives. AnXplorer will then generate an optimized, centered circuit that meets or exceeds the design objectives across all corners specified by the user. It uses a new multi-algorithmic optimization strategy aided by an expert system.

About AnXplorer
AnXplorer is a new generation circuit optimization tool for analog and RF design. It uses a novel optimization approach based on either simulation or equations. The tool works with industry standard SPICE netlists and supports industry standard simulators including Synopsys HSPICE, Cadence Spectre, Mentor Eldo and Legend Design Technology MSIM. It runs on the Linux operating system.
For more information go to http://bit.ly/doc-ago

About AgOInc
AgOInc, headquartered in Santa Clara, California is an EDA company focused on analog and RF circuit optimization. Its new generation optimization technology enhances the productivity of analog and RF circuit designers and enables yield improvement. AgOInc is a privately held company.

For more information contact:
North America & Asia
HillolSarkar
CEO AgOInc
Tel: +1 408 543 9650
mail: hillol.sarkar[at]ago-inc[dot]com

Europe
Roddy Urquhart
Tel: +44 753 158 7023
e-mail: roddy[at]alpha-star[dot]eu

Distributed on behalf of Alpha Star Ltd by NeonDrum news distribution service (http://www.neondrum.com)

Logged

Pages: [1]   Go Up
  Print  
 
Jump to:  

Copyright © 2006-2023 TechnoWorldInc.com. All Rights Reserved. Privacy Policy | Disclaimer
Page created in 0.147 seconds with 23 queries.