Username: Save?
Password:
Home Forum Links Search Login Register*
    News: Welcome to the TechnoWorldInc! Community!
Recent Updates
[April 03, 2024, 06:11:00 PM]

[April 03, 2024, 06:11:00 PM]

[April 03, 2024, 06:11:00 PM]

[April 03, 2024, 06:11:00 PM]

[March 06, 2024, 02:45:27 PM]

[March 06, 2024, 02:45:27 PM]

[March 06, 2024, 02:45:27 PM]

[March 06, 2024, 02:45:27 PM]

[February 14, 2024, 02:00:39 PM]

[February 14, 2024, 02:00:39 PM]

[February 14, 2024, 02:00:39 PM]

[February 14, 2024, 02:00:39 PM]

[February 08, 2024, 10:26:18 AM]
Subscriptions
Get Latest Tech Updates For Free!
Resources
   Travelikers
   Funistan
   PrettyGalz
   Techlap
   FreeThemes
   Videsta
   Glamistan
   BachatMela
   GlamGalz
   Techzug
   Vidsage
   Funzug
   WorldHostInc
   Funfani
   FilmyMama
   Uploaded.Tech
   MegaPixelShop
   Netens
   Funotic
   FreeJobsInc
   FilesPark
Participate in the fastest growing Technical Encyclopedia! This website is 100% Free. Please register or login using the login box above if you have already registered. You will need to be logged in to reply, make new topics and to access all the areas. Registration is free! Click Here To Register.
+ Techno World Inc - The Best Technical Encyclopedia Online! » Forum » THE TECHNO CLUB [ TECHNOWORLDINC.COM ] » Career/ Jobs Zone » Placement Papers » Hughes Software Systems
 Technical - 2
Pages: [1]   Go Down
  Print  
Author Topic: Technical - 2  (Read 1654 times)
Tanya
TWI Addict
********



Karma: 1
Offline Offline

Posts: 4190


View Profile
Technical - 2
« Posted: June 08, 2007, 02:13:52 AM »


Technical - 2



Q. CSMA/Cd protocol used in

Ans : Ethernet

 

Q. Checksum in IP packet is

Ans : Sum of the bits and 9's complement of sum

 

Q. Inselective repeat Max Seq is given find windowsize

i.e. Ans : (15+1)/2 = 8

 

Q. Main memory cache direct mapping

Ans : 64

 

Q. Address lines and data lines for 4K x 16

Ans : Addr 12, Data 16

 

Q. Infix to postsize commession uses

Ans : operator stack

 

Q. Printing ofstatic variable

Ans : 11

 

Q. Ans : 1,2,3,4 ( Program is given

array[0] = 1;

array[1] = 2;

array[2] = 3

array[3] = 4

ptr = array[0]

*(arr+3) = *(++array ) + *(array-1)++)

)

There may me some mistique in writing

the program. Check it out.

Answer is correct?

 

Q. One Question on Scheduling Preemptive

 

Q. Which of the following is not memory model

(1) buddy system (2) monitor (3) virtual ... etc.

 

Q. Hight balancing AVC time

Ans : 3

 

Q. Simplification in boolean Algebra

Ans : xz

 

Q. The feature C++ have and c donot have

Ans : Variables can be declared inside also.

 

Q. Number of nodes with degree two in a binary tree of n leaves

Ans : n-1

 

Q. Difference between synchronous and asynchronous transmission

 

Q. Floating point representation

Ans : 2's complement

 

 

 

Q. Using which pin it's possible to address 16 bit addresses even though there

are only 8 address bits in 8085?

Ans: ALE

 

Q. Voltage gain for an amplifier is 100 while it is operating at 10 volts.

What is the O/P voltage wen i/p is 1 volt

 

Q. Quality factor indicates

a) Quality of inductor b) quality of capacitor c) both

 

Q. Qns related to bridges, routers and generators, which OSI layer they correspond to.

 

Q. OPAmp's I/P ciurrent, O/p current and CMRR is given, what is the voltage gain

 

Q. resistance increases with temperature in a) Metal b) semiconductor

 

Q. 16 bit mantissa and 8 bit exponent can present what maximum value?

 

Q. 4 bit window size in sliding window protocol, how many acknowledgements can be held?

 

Q. Security functionality is provided by which layer of OSI

 

Q. Among AM and FM which is better and why?

 

Q. LASt stage of TTL NAND gate is called:

Ans: Totem Pole Amplifier

 

Q. SR to JK flip flop conversion.

Ans: S=JQ', R=KQ

 

Q. LSB of a shift register is connected to its MSB, what is formed:

Ans: RING Counter

 

Q. 2-3 Qns based on Demorgan's laws (identiies: (A+b)' = A'b', etc)

 

Q. 2 qns on Logic gates (O/p of logic gates)

 

Q. Diff in IRET and RET statements of 8086

 

Q. How many address bytes are required to address an array of memory chips

(4 * 6), each chip having 4 memory bits and 8k registers.

 

Q. Diff. in memory mapped and I/P O/P mapped Input/Output (Refer a book on Microprocessor)

 

Q. Qn on pipeline architecture

 

Q. Quesyionn on LAPB protocol

Logged

Pages: [1]   Go Up
  Print  
 
Jump to:  

Copyright © 2006-2023 TechnoWorldInc.com. All Rights Reserved. Privacy Policy | Disclaimer
Page created in 0.095 seconds with 25 queries.